

TITLE OF THE INVENTION

LIQUID CRYSTAL DISPLAY WITH THIN FILM TRANSISTOR ARRAY
FREE FROM SHORT- CIRCUIT AND PROCESS FOR FABRICATION
THEREOF

FIELD OF THE INVENTION

This invention relates to a liquid crystal display and, more particularly, to a thin film transistor array incorporated therein and a process of fabrication.

DESCRIPTION OF THE RELATED ART

A typical example of the thin film transistor array is incorporated in a liquid crystal display. The thin film transistors of the array are associated with pixel electrodes, and selectively turns on and off so as to electrically connect the data lines to the associated pixels. The thin film transistor and the associated pixel electrode form in combination a pixel.

In this application, the drain pattern and the pixel electrodes are formed on a gate insulating layer shared between the thin film transistors of the pixels. The pixels are arranged in rows, and the pixel electrodes in each row are arranged at predetermined pitches. The pixel electrodes in a row are offset from the pixel electrodes in the next row by a half of the pitch. The pixels are laid on what people call "delta pattern". The array of thin film transistors laid on the delta pattern has a drain pattern, a gate pattern and a storage pattern. These patterns are in proximity to one another, and are liable to be short circuited and/ or capacitively coupled to each other. Especially, when the array of thin film transistors includes the pattern formed of amorphous silicon,

residual amorphous silicon is liable to be left after the patterning step. The residual amorphous silicon is causative of the short- circuit between the drain pattern and the pixel electrode and/ or between the adjacent pixel electrodes. If the residual amorphous silicon is left in the gap between the delta drain pattern and the source pattern parallel to each other, the short- circuit similarly takes place therebetween. The short- circuit results in a point defect.

If the patterns such as the drain lines and the pixel electrodes are spaced from each other, the wide gap prevents the patterns from the short- circuit. However, such a wide gap forces the designer to make the pixel electrodes narrower, and, accordingly, the aperture ratio is decreased. Moreover, the small aperture ratio results in a low transmittance of the screen. Thus, the wide gap is not a good solution against the short- circuit due to the residual amorphous silicon and residual metal.

Another prior art liquid crystal display is disclosed in Japanese Patent Publication of Unexamined Application (laid-open) No. 7-199223. The prior art liquid crystal display disclosed in the Japanese Patent Publication of Unexamined Application is hereinbelow referred to as "first prior art liquid crystal display". Figure 1 shows the layout of one example of the first prior art liquid crystal display. Figure 2 shows the cross section taken along line F-F', figure 3 shows the cross section taken along line G- G', and figure 4 shows the delta pattern of thin film transistor array enclosed by broken lines H.

On a glass substrate 1 is patterned a gate layer 2, which is covered with a gate insulating layer 3 of $\text{SiN}_x/\text{SiO}_x$. An intrinsic amorphous silicon layer 4

00503530-060100

and a heavily- doped n-type amorphous silicon layer 5 are formed on the gate insulating layer 3, and a contact slit 6 is formed in such a manner as to reach the glass substrate 1. A source pattern 7 and a drain pattern 8 are defined, and the source pattern 7 is partially overlapped with a transparent pixel electrode 9. The source pattern 7, the drain pattern 8, the transparent pixel electrode 9 and the exposed surface of the intrinsic amorphous silicon layer 4 are covered with a protective dielectric layer 10.

There remains neither residual amorphous silicon nor residual alloy in the pattern shown in figure 4. However, a piece of residual amorphous silicon 14 and a piece of residual alloy 15 may be left on the pattern in the fabrication process as shown in figure 5. The piece of residual amorphous silicon 14 and the piece of alloy 15 are causative of short- circuits. The Japanese Patent Publication of Unexamined Application teaches that the gate insulating layer 3 between the area assigned to the drain pattern 8 and the area assigned to the transparent pixel electrodes 9 is selectively etched away so as to form the contact slit 6.

Figure 6 shows the layout of another example of the first liquid crystal display. Figure 7 shows the cross section taken along line I- I', figure 8 shows another cross section taken along line J- J', and figure 9 shows the delta pattern of thin film transistor array enclosed in broken line K. The layers and patterns of the other example are labeled with the same references designating corresponding layers and patterns incorporated in the example of the first prior art liquid crystal display.

There is neither residual amorphous silicon nor residual alloy on the delta pattern shown in figure 9. However, a piece of amorphous silicon 14 and a piece of alloy 15 may be left on the delta pattern in the fabrication process as shown in figure 10. Even if the piece of residual amorphous silicon 14 and the piece of residual alloy 15 are left on the area between the drain pattern 8 and the transparent pixel electrodes 9 and/ or the area between the adjacent transparent pixel electrodes 9, the piece of residual amorphous silicon 14 and the piece of residual alloy 15 are removed during the etching step, and the other example is prevented from the short- circuit due to the piece of residual amorphous silicon 14 and the piece of residual alloy 15.

Yet another prior art liquid crystal display is disclosed in Japanese Patent Application No. 8-525570. The prior art liquid crystal display disclosed therein is hereinbelow referred to as "second prior art liquid crystal display". Figure 11 shows the layout of the second prior art. Figure 12 shows a cross section taken along line L- L of figure 11, figure 13 shows another cross section taken along line M- M of figure 11, and figure 14 shows the delta pattern of thin film transistor array enclosed in broken line N. The layers and patterns of the second prior art liquid crystal display are labeled with the same references designating corresponding layers and patterns of the example of the first prior art liquid crystal display. A storage pattern 12 is further incorporated in the second prior art liquid crystal display, and a slit 16 is formed in the protective dielectric layer 10. A piece of residual amorphous silicon 14

and a piece of residual transparent alloy may be left on the delta pattern as shown in figure 15.

The fabrication process for the second prior art liquid crystal display includes the step of forming the slit 16. Even if the piece of residual amorphous silicon 14 and the piece of residual alloy 15 are left on the area between the drain pattern 8 and the transparent pixel electrode 9 and/ or the area between the adjacent transparent pixel electrodes 9, the piece of residual amorphous silicon 14 and the piece of residual alloy are etched away in the patterning step. Thus, the second prior art liquid crystal display is prevented from the short- circuit due to the piece of residual amorphous silicon 14 and/ or the piece of residual alloy 15.

Following problems are encountered in the above- described prior art liquid crystal displays. The contact slit 6 is a particular feature of the delta pattern of the example of the first prior art liquid crystal display, and is formed around the pixel electrodes 9. The contact slit 6 extends between the drain pattern 8 and the pixel electrode 9, and is effective against the short- circuit therebetween due to the piece of amorphous silicon as shown in figure 5. However, the contact slit 6 can not prevent the drain pattern 8 and the source pattern 7 from the short- circuit. This is because of the fact that the source pattern 7 extends in parallel to the drain pattern 8 without any contact slit 6 therebetween. As to the thin film transistors arranged in the delta pattern shown in figure 10, the storage pattern 12 is in parallel to the gate layer 2, and

ductive material layer into plural gate layers and plural storage electrode layers on the major surface, covering the plural gate layers and the plural storage electrode layers with a gate insulating layer, patterning an amorphous silicon layer into plural amorphous silicon layers on the gate insulating layer, selectively etching the gate insulating layer together with a piece of residual amorphous silicon connected between two of the plural amorphous silicon layers, if any, for forming contact slits in the gate insulating layer, a piece of conductive material between one of the plural gate layers and an adjacent storage electrode layer being exposed to one of the contact slits, if any, patterning a second conductive material layer into plural drain layers and plural source layers, the piece of conductive material being split during the patterning of the second conductive material layer, patterning a transparent material layer into pixel electrodes respectively held in contact with the plural source layers, and completing the liquid crystal display.

BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the liquid crystal display and the process will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which:

Fig. 1 is a view showing the layout of one example of the first prior art liquid crystal display;

Fig. 2 is a cross sectional view taken along line F- F' of figure 1 and showing the structure of the first prior art liquid crystal display;

Fig. 3 is a cross sectional view taken along line G- G' of figure 1 and showing the structure of the first prior art liquid crystal display;

Fig. 4 is a view showing the delta pattern of the first prior art liquid crystal display encircled in broken line H in figure 1;

Fig. 5 is a view showing the piece of residual amorphous silicon and the piece of residual alloy left on the delta pattern shown in figure 4;

Fig. 6 is a view showing the layout of another example of the first prior art liquid crystal display;

Fig. 7 is a cross sectional view taken along line I- I' of figure 6 and showing the structure of the other example;

Fig. 8 is a cross sectional view taken along line J- J' of figure 6 and showing the structure of the other example,

Fig. 9 is a view showing the delta pattern of the other example encircled in broken line K in figure 6;

Fig. 10 is a view showing the piece of residual amorphous silicon and the piece of residual alloy left on the delta pattern shown in figure 9;

Fig. 11 is a view showing the layout of the second prior art liquid crystal display;

Fig. 12 is a cross sectional view taken along line L- L' of figure 11 and showing the structure of the second prior art liquid crystal display;

Fig. 13 is a cross sectional view taken along line M- M' of figure 11 and showing the structure of the second prior art liquid crystal display,

Fig. 14 is a view showing the delta pattern of thin film transistors encircled in broken line N in figure 11;

Fig. 15 is a view showing the piece of residual amorphous silicon and the piece of residual alloy left on the delta pattern shown in figure 14;

Fig. 16 is a view showing the layout of a liquid crystal display according to the present invention;

Fig. 17 is a cross sectional view taken along line A- A' of figure 16 and showing the structure of the liquid crystal display;

Fig. 18 is a cross sectional view taken along line B- B' of figure 16 and showing the structure of the liquid crystal display;

Fig. 19 is a view showing a delta pattern of the liquid crystal display encircled in broken line C;

Fig. 20 is a view showing pieces of residual conductive material left in the delta pattern;

Fig. 21 is a view showing the layout of another liquid crystal display according to the present invention;

Fig. 22 is a cross sectional view taken along line D- D' of figure 21 and showing the structure of the liquid crystal display; and

Fig. 23 is a view showing a delta pattern of the liquid crystal display encircled in broken line E.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

First Embodiment

Referring to figure 16 of the drawings, an array of thin film transistors is arranged in the delta pattern. The thin film transistor array is incorporated in a liquid crystal display. Figure 17 shows the cross section taken along line A-A' of figure 16, and figure 18 shows another cross section taken along line B-B' of figure 16. A part of the thin film transistor array is encircled in broken line C, and is shown in figure 19. In figures 16 to 19, reference numeral 1 designates a glass substrate. As described in conjunction with the prior art liquid crystal displays, a thin film transistor and a pixel electrode form each of the pixels. The pixels are arranged in rows at predetermined pitches, and the pixels in a row are offset from the pixels in the next row by a half of the predetermined pitch. Thus, the pixels are laid on the delta pattern.

Gate layers 2 and storage electrode layers 12 are formed on the major surface of the glass substrate 1. The gate layers 2 and the storage electrode layers 12 are covered with a gate insulating layer 3, and contact slits 6 and bent contact slits 13 are formed in the gate insulating layer 3. The contact slits 6 and the bent contact slits 13 penetrate through the gate insulating layer 3, and reach the major surface of the glass substrate 1. The contact slits 6 and the bent contact slits 13 are appropriately located, and prevent conductive patterns from short-circuit as will be hereinafter described in detail.

Intrinsic amorphous silicon layers 4 are formed on the gate insulating layer 3, and heavily-doped n-type amorphous silicon layers 5 are laminated on both side areas of each intrinsic amorphous silicon layer 4. Source layers

7 and drain layers 8 are held in contact with the heavily- doped n-type amorphous silicon layers 4, and the source layers 7 are spaced from the associated drain layers 8, respectively. Transparent pixel electrodes 9 are held in contact with the source layers 9, and the intrinsic amorphous silicon layers 4, the source layers 7, the drain layers 8 and the transparent pixel electrodes 9 are covered with a protective dielectric layer 10. The gate insulating layer 3, storage electrode layers 12 and the associated transparent pixel electrodes 9 form in combination storage capacitors coupled to the pixels, respectively.

The delta pattern has a part of the drain layer 8 in parallel to a part of the gate layer 2, and the part of the drain layer 8 and the part of the gate layer 2 are in proximity with each other. The storage electrode layer 12 is overlapped with the transparent pixel electrodes 9 because of a large aperture ratio. As a result, the gate layer 2, the drain layer 8 and the storage electrode layer 12 are partially in parallel to and in proximity with one another. The bend contact slit 13 extends from the region between the part of the gate layer 2 and the part of the drain layer 8 to the region between the storage electrode layer 12 and the drain pattern 8 in parallel thereto as shown in figure 19.

The bent contact slit 13 is desirable from the aspect not to allow a piece of residual amorphous silicon and a piece of residual metal to form short- circuits between the conductive layers 2 and 8 and/ or 8 and 12. Even if a piece of residual amorphous silicon was left over the gate layer 2 and the drain layer 8, a part of the piece of residual amorphous silicon is etched away together with a piece of gate insulating layer 3 while a kind of etchant is form-

Insulating material such as $\text{SiN}_x/\text{SiO}_x$, intrinsic amorphous silicon and heavily- doped n-type amorphous silicon are successively deposited over the gate layers 2 and the storage electrode layers 12 by using a plasma- assisted chemical vapor deposition. The insulating material forms the gate insulating layer 3, and the intrinsic amorphous silicon and the heavily- doped n-type amorphous silicon form an intrinsic amorphous silicon layer formed over the gate insulating layer 3 and a heavily- doped n-type amorphous silicon layer laminated on the intrinsic amorphous silicon layer, respectively. The heavily- doped n-type amorphous silicon layer and the intrinsic amorphous silicon layer are patterned into heavily- doped n-type amorphous silicon layers and the intrinsic amorphous silicon layers thereunder.

Subsequently, the gate insulating layer 3 is selectively etched away for connection between the source/ drain layers 7/ 8 and peripheral terminals (not shown). In this step, the bent contact slits 13 and the contact slits 6 are formed in the gate insulating layer 3. The bent contact slit 13 extends from between the gate layers 2 and the area assigned to the drain layer 8 through between the storage electrode layer 12 and the area assigned to the drain layer 8. The contact slit 6 is formed between the area assigned to the transparent pixel electrode 9 and the area assigned to the drain layer 8. While a kind of etchant is selectively removing the gate insulating layer 3, pieces of residual amorphous silicon are split into plural pairs of pieces of residual amorphous silicon, and the source layers 7 are disconnected from the drain layers 8.

Subsequently, chromium, molybdenum- tantalum or aluminum/ tantalum is deposited over the entire surface of the resultant structure so as to form a single or plural conductive layers. The single/ plural conductive layers are patterned into the source layers 7 and the drain layers 8 by using the photolithography and the etching. If pieces of residual metal are left on the area between the gate layers 2 and the storage electrode layers 12, the etchant splits the pieces of residual metal into pairs of pieces of residual metal, and the gate layers 2 are disconnected from the storage electrode layers 12.

Subsequently, conductive transparent material such as ITO is deposited over the entire surface of the resultant structure, and the conductive transparent layer is patterned into the transparent pixel electrodes 9. After the patterning, the heavily- doped n-type amorphous silicon layers and the intrinsic amorphous silicon layers are selectively etched away by using a dry etching, and channel regions of the intrinsic amorphous silicon layers are exposed to the gaps between the source layers 7 and the drain layers 8.

Finally, dielectric material is deposited over the entire surface of the resultant structure, and forms the protective dielectric layer 10.

As will be understood from the foregoing description, the bent contact slits 13 are effective against the short- circuit between the source layers 7 and the drain layers 8 and between the gate layers 2 and the storage electrode layers 12. A piece of residual amorphous silicon 14 is liable to be left during the patterning step for the heavily- doped n-type amorphous silicon layers, and a piece of residual metal 15 is left during the patterning step for the gate/ stor-

areas of the rows of transparent pixel electrodes, respectively. Layers and slits of the second embodiment are labeled with the same references designating corresponding layers and slits of the first embodiment without detailed description.

The thin film transistor array is fabricated as follows. First, chromium is deposited over the entire major surface of the glass substrate 1 by using the sputtering, and the chromium layer is patterned into the gate layers 2 and the storage electrode layers 12 by using the photo- lithography followed by the etching.

Dielectric material such as $\text{SiN}_x/\text{SiO}_x$, intrinsic amorphous silicon and heavily- doped n-type amorphous silicon are successively deposited over the resultant structure by using a plasma- assisted chemical vapor deposition. The dielectric material forms the gate insulating layer 3, and the intrinsic amorphous silicon and the heavily- doped n-type amorphous silicon form an intrinsic amorphous silicon layer formed over the gate insulating layer 3 and a heavily- doped n-type amorphous silicon layer laminated on the intrinsic amorphous silicon layer, respectively. The heavily- doped n-type amorphous silicon layer and the intrinsic amorphous silicon layer are patterned into heavily- doped n-type amorphous silicon layers and the intrinsic amorphous silicon layers thereunder.

Subsequently, the gate insulating layer 3 is selectively etched away for electrical connection between the source/ drain layers 7/ 8 to be formed and

and channel regions of the intrinsic amorphous silicon layers are exposed to the gaps between the source layers 7 and the drain layers 8.

Finally, dielectric material is deposited over the entire surface of the resultant structure, and forms the protective dielectric layer 10.

As will be understood, the bent contact slits 13 are effective against the short- circuit between the source layers 7 and the drain layers 8 and between the gate layers 2 and the storage electrode layers 12. A piece of residual amorphous silicon is liable to be left during the patterning step for the heavily- doped n-type amorphous silicon layers, and a piece of residual metal is left during the patterning step for the gate/ storage electrode layers 2/ 12. Even so, while the bent contact slits 13 are being formed in the gate insulating layer 3, the piece of residual amorphous silicon is split into pieces, and the piece of residual metal is exposed to the bent contact slit 13. The piece of residual metal is also broken during the patterning step for the source/ drain layers 7/ 8. Thus, the bent contact slits 13 are effective against the short- circuit.

The bent contact slit 13 is formed by connecting a slit associated with a row of pixels to a slit associated with the next row of pixels. There remains only a little area where the bent contact slit 13 can not prevent the source/ drain layers 7/ 8 from the short- circuit.

The bent contact slits 13 only require a new photo mask replaced with the photo- mask used in the prior art fabrication process. Any additional step is not required. For this reason, the production cost is not increased.

